View EVAL-AD7873EBZ_8227715.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

touch screen digitizer data sheet ad7873 rev. f information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. specifications subject to change without notice. no license is granted by implication or otherwise under any patent or patent rights of analog devices. trademarks and registered trademarks are the property of their respective owners. one technology way, p.o. box 9106, norwood, ma 02062 - 9106, u.s.a. tel: 781.329.4700 www.analog.com fax: 781.461.3113 ? 2013 analog devices, inc. all rights reserved. f eatures 4- wire touch screen interface on - chip temperature sensor: ? 40c to +85c on - chip 2.5 v reference direct battery measurement (0 v to 6 v) touch pressure measurement specified throughput rate of 125 ksps single supply, v cc of 2.2 v to 5.25 v ratiometric conversion high speed serial interface programmable 8 - bit or 12 - bit resolution one auxiliary analog input shutdown mode: 1 a max imum 16- lead qsop, tssop, and lfcsp packages appl ications personal digital assistants smart hand - held devices touch screen monitors point - of - sale terminals pagers g eneral description the ad7873 is a 12 - bit successive approximation adc with a synchronous serial interface and low on resistance switches for driving touch screens. the ad7873 operates from a single 2.2 v to 5.25 v supply , with a throughput rate of 125 ksps. the ad7873 features direct battery measurement, tem perature measurement, and touch pressure measurement. the ad7873 also has an on - board r eference of 2.5 v that can be used for the auxiliary input, battery monitor, and temperature measurement modes. when not in use, the internal reference can be shut down to conserve power. an external reference can also be applied and varied from 1 v to v cc with an analog input range from 0 v to v ref . the device includes a shutdown mode that reduces the current consumption to less than 1 a. the ad7873 features on - board switches. this, coupled with low power and high speed operation, makes the device ideal f or battery - powered systems with resistive touch screens. the part is available in a 16 - lead , 0.15 inch quarter size outline package (qsop), a 16 - lead , thin shrink small outline package (tssop), and a 16 - lead , lead frame chip scale package (lfcsp). f unction al block diagram figure 1 . p roduct highlights 1. ratiometric conversion mode available, eliminating errors due to on - board switch resistances. 2. on- board temperature sensor: ?40c to +85c. 3. battery monitor input. 4. touc h pressure measu rement capability. 5. low power consumption of 1.37 mw max imum with the reference off, or 2.41 mw typ ical with the reference on, at 125 ksps and v cc at 3.6 v. 6. package options include 4 mm 4 mm lfcsp. 7. analog input range from 0 v to v ref . 8. versatile serial i/o ports. ad7873 +v cc +v cc penirq sport din dout dc lk bu sy cs pen inte rru pt char ge redist ri bu t io n da c sar + ad c control l ogi c 6-to-1 i/ p mux t/h comp gnd temp sensor ba tt ery monito r y+ y? au x 2.5v ref x+ x? v ref v bat bu f 02164-001
important links for the ad7873 * last content update 08/31/2013 11:50 pm parametric selection tables find similar products by operating parameters documentation an-577: layout and grounding recommendations for touch screen digitizers ug-062: evaluation board for ad7843/ad7873 resistive touch screen controllers the pda challengemet by the ad7873 resistive-touch-screen controller adc ms-2210: designing power supplies for high speed adc ics for enhanced handset user experience products for wireless handset applications product solutions for handset applications evaluation kits & symbols & footprints symbols and footprints design collaboration community collaborate online with the adi support team and other designers about select adi products. follow us on twitter: www.twitter.com/adi_news like us on facebook: www.facebook.com/analogdevicesinc design tools, models, drivers & software ad7873 input touch screen digitizer linux driver design support submit your support request here: linear and data converters embedded processing and dsp telephone our customer interaction centers toll free: americas: 1-800-262-5643 europe: 00800-266-822-82 china: 4006-100-006 india: 1800-419-0108 russia: 8-800-555-45-90 quality and reliability lead(pb)-free data sample & buy ad7873 view price & packaging request evaluation board request samples check inventory & purchase find local distributors * this page was dynamically generated by analog devices, inc. and inserted into this data sheet. note: dynamic changes to the content on this page (labeled 'important links') does not constitute a change to the revision number of the product data sheet. this content may be frequently modified. powered by tcpdf (www.tcpdf.org)
ad7873 data sheet rev. f | page 2 of 28 table of contents features .............................................................................................. 1 applications ....................................................................................... 1 general description ......................................................................... 1 functional block diagram .............................................................. 1 product highlights ........................................................................... 1 revision history ............................................................................... 2 specifications ..................................................................................... 3 timing specifications .................................................................. 5 absolute maximum ratings ............................................................ 6 thermal resistance ...................................................................... 6 esd caution .................................................................................. 6 pin configurations and function descriptions ........................... 7 terminology ...................................................................................... 8 typical performance characteristics ............................................. 9 circuit information ........................................................................ 13 adc transfer function ............................................................. 13 typical connection diagram ................................................... 13 analog input ............................................................................... 14 measurements ............................................................................. 16 pen interrupt request ................................................................ 18 control register ......................................................................... 19 power vs. throughput rate ....................................................... 20 serial interface ............................................................................ 21 grounding and layout .................................................................. 23 pcb design guidelines for chip scale package .................... 23 outline dimensions ....................................................................... 24 ordering guide .......................................................................... 25 revision history 2/13rev. e to rev. f changes to general description section ...................................... 1 added epad note to figure 3 and table 5 ................................... 7 updated outline dimensions ....................................................... 24 changes to ordering guide .......................................................... 26 9/06rev. d to rev. e changes to figure 13 caption ...................................................... 10 updated outline dimensions ....................................................... 24 changes to ordering guide .......................................................... 25 6/04rev. c to rev. d updated format .................................................................. universal changes to absolute maximum ratings ....................................... 6 additions to pd0 and pd1 description ...................................... 21 pbc guidelines for chip scale package added ......................... 23 additions to ordering guide ........................................................ 25 4/03rev. b to rev. c changes to formatting ...................................................... universal updated outline dimensions ....................................................... 19 1/02rev. a to rev. b addition of 16-lead lead frame chip scale package .. universal edits to features ................................................................................. 1 edits to general description ........................................................... 1 addition of lfcsp pin configuration ........................................... 4 edit to absolute maximum ratings ................................................ 4 addition to ordering guide ............................................................ 4 addition of cp-16 outline dimensions .................................... 19 2/01rev. 0 to rev a edits to notes in the ordering guide
data sheet ad7873 rev. f | page 3 of 28 specifications v cc = 2.7 v to 3.6 v, v ref = 2.5 v internal or external, f dclk = 2 mhz; t a = ? 40c to +85c, unless otherwise noted. table 1. parameter ad7873a 1 ad7873b 1 unit test conditions/comments dc accuracy resolution 12 12 bits no missing codes 11 12 bits min integral nonlinearity 2 2 1 lsb max differential nonlinearity 2 C0.9/+1.5 lsb max offset error 2 6 6 lsb max +v cc = 2.7 v gain error 2 4 4 lsb max external reference noise 70 70 v rms typ power supply rejection 70 70 db typ switch drivers on resistance 2 y+, x+ 5 5 typ yC , x C 6 6 typ analog input input voltage ranges 0 to v ref 0 to v ref v dc leakage current 0.1 0.1 a typ input capacitance 37 37 pf typ reference input/output internal reference voltage 2.45/2.55 2.45/2.55 v min/max internal reference tempco 15 15 ppm/c typ v ref input voltage range 1/v cc 1/v cc v min/max dc leakage current 1 1 a max v ref input impedance 1 1 g typ cs = gnd or +v cc ; typically 260 when the on - board reference is enabled temperature measurement temperature range C40/+85 C40/+85 c min/max resolution differential method 3 1.6 1.6 c typ single conversion method 4 0.3 0.3 c typ accuracy differential method 3 2 2 c typ single conversion method 4 2 2 c typ battery monitor input voltage range 0/6 0/6 v min/max input impedance 10 10 k typ sampling; 1 g when battery monitor is off accuracy 2.5 2 % max external reference 3 3 % max internal reference logic inputs input high voltage, v inh 2.4 2.4 v min input low voltage, v inl 0.4 0.4 v max input current, i in 1 1 a max typically 10 na, v in = 0 v or +v cc input capacitance, c in 5 10 10 pf max
ad7873 data sheet rev. f | page 4 of 28 parameter ad7873a 1 ad7873b 1 unit test conditions/comments logic outputs output high voltage, v oh v cc C 0.2 v cc C 0.2 v min i source = 250 a; v cc = 2.2 v to 5.25 v output low voltage, v ol 0.4 0.4 v max i sink = 250 a penirq output low voltage, v ol 0.4 0.4 v max 100 k pull - up; i sink = 250 a floating - state leakage current 10 10 a max floating - state output capacitance 5 10 10 pf max output coding straight (natural) binary conversion rate conversion time 12 12 dclk cycles max track -and - hold acquisition time 3 3 dclk cycles min throughput rate 125 125 ksps max power requirements +v cc (specified performance) 2.7/3.6 2.7/3.6 v min/max functional from 2.2 v to 5.25 v i cc 6 digital i/ps = 0 v or v cc normal mode (f sample = 125 ksps) 380 380 a max internal reference off, v cc = 3.6 v, 240 a typ 670 670 a typ internal reference on, v cc = 3.6 v normal mode (f sample = 12.5 ksps) 170 170 a typ internal reference off, v cc = 2.7 v, f dclk = 200 khz normal mode (static) 150 150 a typ internal reference off, v cc = 3.6 v 580 580 a typ internal reference on, v cc = 3.6 v shutdown mode (static) 1 1 a max 200 na typ power dissipation 6 normal mode (f sample = 125 ksps) 1.368 1.368 mw max internal reference off, v cc = 3.6 v 2.412 2.412 mw typ internal reference on, v cc = 3.6 v shutdown 3.6 3.6 w max v cc = 3.6 v 1 temperature range as follows: a, b versions: C 40 c to +85 c. 2 see the terminology section. 3 difference between temp0 and temp1 measurement. no calibration necessar y. 4 temperature drift is C 2.1 mv/ c. 5 sample tested @ 25 c to ensure compliance. 6 see the power vs. throughput rate section.
data sheet ad7873 rev. f | page 5 of 28 timing specification s t a = t min to t max , unless otherwise noted; v cc = 2.7 v to 5.25 v, v ref = 2.5 v. table 2 . timing specifications 1 parameter limit at t min , t max unit description f dclk 2 10 khz min 2 mhz max t acq 1.5 s min acquisition time t 1 10 ns min cs falling edge to first dclk rising edge t 2 60 ns max cs falling edge to busy three - state disabled t 3 3 60 ns max cs falling edge to dout three - state disabled t 4 200 ns min dclk high pulse width t 5 200 ns min dclk low pulse width t 6 60 ns max dclk falling edge to busy rising edge t 7 10 ns min data setup time prior to dclk rising edge t 8 10 ns min data valid to dclk hold time t 9 3 200 ns max data access time after dclk falling edge t 10 0 ns min cs rising edge to dclk ignored t 11 100 ns max cs rising edge to busy high impedance t 12 4 100 ns max cs rising edge to dout high impedance 1 sample tested at 25 c to ensure comp liance. all input signals are specified with tr = tf = 5 ns (10% to 90% of v cc ) and timed from a voltage level of 1.6 v. 2 mark/space ratio for the dclk input is 40/60 to 60/40. 3 measured with the load circuit of figure 2 and defined as the time required for the output to cross 0.4 v or 2.0 v. 4 t 12 is derived from the measured time taken by the data outputs to change 0.5 v when loaded with the circuit of figure 2 . the measured number is then extrapolated back to remove the effects of charging or discharging the 50 pf capacitor. this means that the time, t 12 , quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading. figure 2 . load circuit for digital output timing specifications 200 a i ol 200 a i oh 1.6v t o o utput pin c l 50 pf 02164-002
ad7873 data sheet rev. f | page 6 of 28 absolute maximum rat ings t a = 25 c, unless otherwise noted. table 3. parameter rating +v cc to gnd C 0.3 v to +7 v analog input voltage to gnd C 0.3 v to v cc + 0.3 v digital input voltage to gnd C 0.3 v to v cc + 0.3 v digital output voltage to gnd C 0.3 v to v cc + 0.3 v v ref to gnd C 0.3 v to v cc + 0.3 v input current to any pin except supplies 1 10 ma operating temperature range commercial (a, b versions) C40 c to +85 c storage temperature range C65 c to +150 c junction temperature 150c power dissipation 450 mw ir reflow soldering peak temperature 220c (5c) time -to - peak temperature 10 sec to 30 sec ramp - down rate 6c/sec max pb - free parts onl y peak temperature 250c time - to - peak temperature 20 sec to 40 sec ramp - up rate 3c/sec max ramp - down rate 6c/sec max 1 transient currents of up to 100 ma do not cause scr latch - up. stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device re liability. thermal resistance ja is specified for the worst - case conditions, that is, a device soldered in a circuit board for surface - mount packages. table 4 . thermal resistance package type ja jc unit 16- lead qsop 149.97 38.8 c/w 16- lead tssop 150.4 27.6 c/w 16- lead lfcsp 135.7 c/w esd caution
data sheet ad7873 rev. f | page 7 of 28 pin configurations and function descript ions figure 3 . lfcsp pin configuration figure 4. qsop/tssop pin configuration table 5 . pin function descriptions pin no. mnemonic description fcsp sop/ tssop 3, 10 1, 10 +v cc power supply input. the +v cc range for the ad7873 is from 2.2 v to 5.25 v. both +v cc pins should be connected directly together. 11 2 x+ x+ position input. adc input channel 1. 12 3 y+ y+ position input. adc input channel 2. 13 4 xC xC position input. 14 5 yC yC position input. adc input channel 3. 15 6 gnd analog ground. ground reference point for all circuitry on the ad7873. all analog input signals and any external reference signals should be referred to this gnd voltage. 16 7 v bat battery monitor input. adc input channel 4. 1 8 aux auxiliary input. adc input channel 5. 2 9 v ref reference output for the ad7873. alternatively , an external reference can be applied to this input. the voltage range for the external reference is 1.0 v to +v cc . for specified performance, it is 2.5 v on the ad7873. the internal 2.5 v reference is available on this pin for use external to the device. the reference output must be buffered before it is applied elsewhere in a system. a 0.1 f capacitor is recommended between this pin and gnd to reduce system noise effects. 4 11 penirq pen interrupt. cmos logic open - drain output ( requires 10 k to 100 k pull - up resistor externally). 5 12 dout data out. logic output. the conversion result from the ad7873 is provided on this output as a serial data stream. the bits are clocked out on the falling edge of the dclk input. this outpu t is high impedance when cs is high. 6 13 busy busy output. logic output. this output is high impedance when cs is high. 7 14 din data in. logic input. data to be written to the ad7873 control register is provided on this input and is clocked into the register on the rising edge of dclk (see the control register section). 8 15 cs chip select input. active low logic i nput. this input provides the dual function of initiating conversions on the ad7873 and enabling the serial input/output register. 9 16 dclk external clock input. logic i nput. dclk provides the serial clock for accessing data from the part. this clock input is also used as the clock source for the ad7873 conversion process. n/a 1 epad exposed pad. the exposed pad is not connected internally. for increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the ground plane. 1 n/a = not applicable. aux v ref +v cc penirq x+ y+ +v cc dclk dout busy din cs gnd v bat y? x? 02164-003 12 11 10 1 3 4 9 2 6 5 7 8 16 15 14 13 notes 1. the exposed pad is not connected internally. for increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to ground plane. ad7873 top view 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 x+ y+ x? v bat gnd y? +v cc cs din bus y +v cc aux v ref penirq dout dclk ad7873 top view (not to scale) 02164-004
ad7873 data sheet rev. f | page 8 of 28 terminology integral nonlinearity integral nonlinearity is the maximum deviation from a straight line passing through the endp oints of the adc transfer function . the endpoints of t he transfer function are zero scale, a point 1 lsb below the first code transition, and full scale, a point 1 lsb above the last co de transition. differential nonlinearity differential nonlinearity is the difference between the measured and the ideal 1 lsb change between any two adjacent codes in the adc. offset error offset error is the deviation of the f irst code transition (00 000) to (00 001) from the ideal, that is, agnd + 1 lsb. gain error gain error is the deviation of the last code transition (111 110) to (111 111) from the ideal (that is, v ref C 1 lsb) after the offset error is adjusted out. track - and - hold acquisition time the track - and - hold amplifier enters the acquisition phase on the fifth falling edge of dclk after the start bit has been detected. three dclk cycles are allowed for the track - and - hold acquisition time. the input signal is fully acquired to the 12 - bit level within this time even with the maximum specified dclk frequency. see the analog input section for more details. on resistance on resistance is a measure of the ohmic resistance between the drain and source of the switch drivers.
data sheet ad7873 rev. f | page 9 of 28 typical performance characteristics figure 5 . supply current vs. temperature figure 6 . supply current vs. +v cc figure 7 . change in gain vs. temperature figure 8 . power - down supply current vs. temperature figure 9 . maximum sample rate vs. +v cc figure 10 . change in offset vs. temperature 198 199 200 201 202 203 204 205 206 207 supply current (a) ?40 ?2 0 0 20 40 60 80 100 tempe ra t ur e (c) 02164-005 150 160 170 180 190 200 supply current (a) 210 220 230 2.2 2.6 3.0 3 .4 3.8 4.2 4.6 5.0 +v cc (v) f sample = 12. 5k hz v ref = +v cc 02164-006 ?0 .20 ?0 .15 ?0 .10 ?0 .05 0 0.05 delta from 25c (lsb) 0.10 0.15 0.20 ?40 ?2 0 0 20 40 60 80 100 tempe ra t ur e (c) 02164-007 134 135 136 137 138 139 140 141 supply current (na) ?40 ?2 0 0 20 40 6 0 80 100 tempe ra t ur e (c ) 02164-008 3.2 3.7 2.2 2.7 4.2 4.7 5. 2 +v cc (v) 100 1000 sample rate (ksps) v ref = +v cc 02164-009 ?0 .6 ?0 .4 ?0 .2 0 0.2 0.4 0.6 delta from 25c (lsb) ?40 ?2 0 0 20 40 60 80 100 tempe ra t ur e (c) 02164-010
ad7873 data sheet rev. f | page 10 of 28 figure 11. reference current vs. sample rate figure 12. switch on resistance vs. +v cc (x+, y+: +v cc to pin; x?, y?: pin to gnd) figure 13. linearity error vs. sampling rate for various r in figure 14. reference current vs. temperature figure 15. switch on resistance vs. temperature (x+, y+: +vcc to pin; x?, y?: pin to gnd) figure 16. internal v ref vs. temperature 0.5 1.5 2.5 3.5 4.5 5.5 6.5 7.5 reference current (a) 7055 25 40 10 85 100 115 130 sample rate (khz) 02164-011 y+ x+ x? y? 4 5 6 7 8 9 10 r on ( ? ) 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 +v cc (v) 02164-012 0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 error (lsb) 15 35 55 75 95 115 135 155 175 195 sampling rate (ksps) inl: r = 2k ? inl: r = 500 ? dnl: r = 2k ? dnl: r = 500 ? 02164-013 2 4 6 5 3 8 7 reference current (a) 10 9 12 11 14 13 020 ?40 ?20 40 60 80 temperature (c) 0 2164-014 y+ x+ x? y? 3 4 5 6 7 8 9 r on ( ? ) ?40 ?20 0 20 40 60 80 100 temperature (c) 02164-015 2.4988 2.4990 2.4992 2.4994 2.4996 2.4998 2.5000 2.5002 2.5004 2.5006 internal v ref (v) temperature (c) ?40 ?30 ?20 ?10 0 10 20 30 40 50 60 70 80 02164-016
data sheet ad7873 rev. f | page 11 of 28 figure 17 . internal v ref vs. +v cc figure 18 . temp diode voltage vs. temperature (2.7 v supply) figure 19 . temp1 diode voltage vs. v supply (25c) figure 20 . internal v ref vs. turn - on time figure 21 . temp0 diode voltage vs. v supply (25c) figure 22 . auxiliary chann el dynamic performance (f sample =125 khz, f input = 15 khz) 2. 484 2. 486 2. 488 2. 490 2. 492 2. 494 2. 496 2. 498 2. 500 2. 502 2. 504 v ref (v) 2.9 3 .1 2.5 2.7 3.3 3.5 3.7 +v cc (v) 02164-017 ?40 ?30 ?20 ?1 0 0 10 20 30 40 50 60 70 80 450 500 550 600 650 700 temp diode vo lt age (mv) 750 800 850 temperat ur e (c) 95. 95mv temp1 temp0 142. 15mv 02164-018 720 721 722 723 724 725 726 727 728 729 730 temp1 diode voltage (mv) v su pp ly (v) 2.7 3.3 3.0 3.6 02164-019 internal v ref (v) t urn -on time (s) 0 1 2 3 4 5 0 200 400 600 800 1000 1200 1400 1600 1800 no ca p (7s) settl ing time 1f ca p ( 1800 s) settl ing time 02164-020 600 601 602 603 604 605 606 607 608 609 610 temp0 diode voltage (mv) 2.7 2.8 2.9 3 .0 3.1 3.2 3.3 3.4 3.5 3. 6 v su pp ly (v) 02164-021 120 100 80 60 40 20 0 snr (db) 30 .0 22 .5 7.5 15 .0 0 37 .5 45 .0 52 .5 60 .0 freque nc y (khz) f sample = 125k hz f in = 15k hz snr = 68. 34 db 02164-022
ad7873 data sheet rev. f | page 12 of 28 figure 23 . ac psrr vs. supply ripple frequency figure 23 shows the power supply rejection ratio vs. v dd supply frequency for the ad7873. the power supply rejection ratio is defined as the ratio of the power in the adc output at full - scal e frequency, f, to the power of a 100 mv sine wave applied to the adc v cc supply of frequency f s pssr (db) = 10log ( pf / pf s ) where: pf is power at frequency, f, in adc output. pf s is power at frequency, f s , coupled onto the adc v cc supply. here a 100 mv p -p sine wave is coupled onto the v cc supply. decoupling capacitors of 10 f and 0.1 f were used on the supply. ?1 20 ?1 00 ?80 ?60 ?40 ?20 0 psrr (db) 0 10 2 0 30 40 50 60 70 80 90 100 v cc ripple frequency (khz) v cc = 3v 100 mv p-p sine wave on +v cc v ref = 2.5v ext ref erenc e f sampl e = 125 khz, f in = 20 khz 02164-023
data sheet ad7873 rev. f | page 13 of 28 circuit information the ad7873 is a fast, low power, 12 - bit, single - supply analog - to - digital converter (adc) . the ad7873 can be operated from a 2.2 v to 5.25 v supply. when operated from either a 5 v supply or a 3 v supply, the ad7873 is capable of throughput rates of 125 ksps when provided with a 2 mhz clock. the ad7873 provides the user with on - chip track - and - hold, multiplexer, adc , reference, temperature sensor, and serial interface , housed in a tiny 16 - lead qsop, tssop, or lfcsp package, offering the user considerable space - saving advantages over alternative solutions. the serial cl ock input (dclk) accesses data from the part and also provides the clock source for the successive approximation adc. the analog input range is 0 v to v ref (where the externally applied v ref can be between 1 v and +v cc ). the ad7873 has a 2.5 v reference on - board with this reference voltage availab le for use externally if buffered. the analog input to the adc is provided via an on - chip multiplexer. this analog input can be any one of the x, y, and z panel coordinates, the battery voltage, or the chip tempera ture. the mul tiplexer is configured with low resistance switches that allow an unselected adc input channel to provide power and an accompanying pin to provide ground for an external device. for some measuremen ts, the on resistance of the switches could pr esent a source of error. however, with a differential input to the converter and a differential reference architecture, this error can be negated. adc transfer functio n the output coding of the ad7873 is straight binary. the designed code transitions occur at successive integer lsb values (that is, 1 lsb, 2 lsbs, and so on). the lsb size is v ref /4096. the ideal transfer characteristic for the ad7873 is shown in figure 24 . figure 24 . transfer characteristic typical connection d iagram figure 25 shows a typical connection diagram for the ad7873 in a touch screen control application. the ad7873 features an internal reference, but this can be overdriven with an external low impedance so urce between 1 v and +v cc . the value of the reference voltage sets the input range of the converter. the conversion result is output msb first, followed by the remaining 11 bits and three trailing zero s, depending on the number of clocks used per conversio n (s ee the serial interface section ). for applications where power consumption is a concern, the power management option should be used to improve power perform - ance. s ee table 8 for available power management options. figure 25 . typical application circuit adc code ana l og i nput 1lsb 0v +v ref ? 1lsb 1lsb = v ref / 4096 111... 111 111... 110 111... 000 011... 111 000... 010 000... 001 000... 000 02164-024 16 15 14 13 12 11 9 8 1 2 3 4 7 6 5 10 to uc h scr een 1f to 10 f (opt io na l) 2.2v to 5v 0.1f 0.1f au xili ar y input ad7873 +v cc x+ y+ x? y? gnd v bat au x dc lk cs din bu sy dout penirq +v cc v ref serial/convers io n clock ch ip select serial da ta i n converter status serial da ta o ut pen i nte rru pt 50k? to ba tt ery vo lt age regulator + + + 02164-025
ad7873 data sheet rev. f | page 14 of 28 analog input figure 26 shows an equivalent circuit of the analog i nput structure of the ad7873 that contains a block diagram of the input multiplexer, the differential input of the adc, and the differential referenc e. table 6 shows the multiplexer address corresponding to each analog input, both for the ser/ dfr bit in the control register set high and low. th e control bits are provided serially to the device via the din pin. for more information on the control register, see the control register section. when the converter enters hold mode, the voltage difference between the +in and C in inputs (see figure 26 ) is captured on the internal capacitor array. the input current on t he analog inputs depends on the conversion rate of the device. during the sample period, the source must charge the internal sampling capacitor (typically 37 pf). once the capacitor is fully charged, there is no further input current. the rate of charge tr ansfer from the analog source to the converter is a function of conversion rate. figure 26 . equivalent analog input circuit table 6 . analog input, reference, and touch scr een control a2 a1 a0 ser/ dfr analog input x switches y switches +ref 1 C ref 1 0 0 0 1 temp0 off off v ref gnd 0 0 1 1 x+ off on v ref gnd 0 1 0 1 vbat off off v ref gnd 0 1 1 1 x+ (z1) x+ off y+ on v ref gnd xC on yC off 1 0 0 1 y C (z2) x+ off y+ on v ref gnd xC on yC off 1 0 1 1 y+ on off v ref gnd 1 1 0 1 aux off off v ref gnd 1 1 1 1 temp1 off off v ref gnd 0 0 0 0 invalid address. test mode: switches out the temp0 diode to the penirq pin. 0 0 1 0 x+ off on y+ yC 0 1 0 0 invalid address 0 1 1 0 x+ (z1) x+ off y+ on y+ xC xC on yC off 1 0 0 0 yC (z2) x+ off y+ on y+ xC xC on yC off 1 0 1 0 y+ on off x+ xC 1 1 0 0 outputs identity code, 1000 0000 0000. 1 1 1 0 invalid address. test mode: switches out the temp1 diode to the penirq pin. 1 internal node, not directly accessible by the user. x+ y+ ref int/ ext x? y? gnd 6-to-1 mux 3-to-1 mux 3-to-1 mux in+ in+ in? re f? ref+ adc core da ta o ut v cc y? y+ x+ x? on- ch ip swit ch es x+ y+ y? v bat au x temp 02164-026
data sheet ad7873 rev. f | page 15 of 28 acquisition time the track - and - hold amplifier enters tracking mode on the falling edge of the fifth dclk after the start bit is detected (see figure 35 ). the time required for the track - and - hold amplifier to acquire an input signal depends on how quickly the 37 pf input capacitance is charged. with zero source impedance on the analog input, three dclk cycles are always sufficient to acquire the signal to the 12 - bit level. with a source impedance (r in ) on the analog input, the actual acquisition time required is calculated using the formula: ( ) pf 37100 4.8 += in acq r t where r in is the source impedance of t he input signal, and 100 ?, 37 pf is the input rc. depe nding on the frequency of dclk used, three dclk cycles may or may not be sufficient to acquire the analog input signal with various source impedance values. touch screen settling in some applications, external capacitors could be required across the touch screen to filter noise associated with it, for example, noise generated by the lcd panel or backlight circuitry. the value of these capacitors causes a settling time requirement when the panel is touched. the settling time typically appears as a gain error . there are several methods for minimizing or eliminating this issue. the problem can be that the input signal, reference, or both, have not settled to their final value before the sampling instant of the adc. additionally, the reference volt age could stil l be chan g ing during the conversion cycle. one option is to stop or slow down the dclk for the required touch screen settling time. this allows the input and reference to stabilize for the acquisition time, resolving the issue for both single - ended and dif ferential modes. the other option is to operate the ad7873 in differential mode only for the touch screen, and program the ad7873 to keep the touch screen drivers on and not go into power - down (pd0 = pd1 = 1). several conversions could be required, depe nding on the settling time required and the ad 7873 data rate. once the required number of conversions have been made, the ad 7873 can then be placed in a power - down state on the last measure ment. the last method is to use the 15 - dclk cycle mode, maintainin g the touch screen drivers on until it is commanded by the processor to stop. internal reference the ad7873 has an internal reference voltage of 2.5 v. the internal reference is available on the v ref pin for external use in the system; however, it must be buffered before it is applied elsewhere. the on - chip reference can be turned on or off with the power - down address, pd1 = 1 (see table 8 and figure 27 ). typically, the reference voltage is only used in single - ended mode for battery monitorin g, temperature measurement, and for using the auxiliary input. optimal touch screen performance is achieved when using the differential mode. the power - up time of the 2.5 v reference is typically 10 s without a load; however, a 0.1 f capacitor on the v re f pin is reco mmended for optimum performance because it affects the power - up time (s ee figure 20 ). figure 27 . on - chip reference circuitry reference input the voltage difference between +ref and ?ref (see figure 26) sets the analog input range. the ad 7873 operates with a refer - ence input in the range of 1 v to +v cc . figure 27 shows the on - chip reference circuitry on the ad7873. the internal reference on the ad7873 can be overdriven with an external reference; for best performance, however, the internal reference should be disabled when an external reference is applied, because sw1 in figure 27 opens on the ad7873 when the internal reference is disabled. the on - chip reference always is available at the v ref pin as long as the reference is enabled. the in put impedance seen at the v ref pin is approximately 260 ? when the internal reference is enabled. when it is disabled, the input impedance seen at the v ref pin is in the g region. when making touch screen measurements, conversions can be made in different ial (ratiometric) mode or single - ended mode. if the ser/ dfr bit is set to 1 in the control register, then a single- ended conversion is performed. figure 28 shows the configuration for a single - ended y coordinate measurement. the x+ input is connected to the analog - to - digital converter, the y+ and y ? drivers are turned on, and the voltage on x+ is digitized. the conversion is performed with the adc r eferenced from gnd to v ref . this v ref is either the on - chip reference or the voltage applied at the v ref pin externally, and is determined by the setting of the power management bit pd0 and bit pd1 (see table 7 ). the advantage of this mode is that the switches that supply the external touch screen can be turned off once the acquisition is complete, resulting in a power savings. how ever, the on resistance of the y drivers affects the input voltage that can be acquired. the full touch screen resistance could be in the order of 200 ? to 900 ?, depending on th e manufacturer. thus, if the on resistance of the switches is approximately 6 ?, true full - scale and zero - scale volt ages cannot be acquired, regardless of where the pen/stylus is on the touch screen. note that the minimum touch screen resistance recommended for use with x+ y+ v ref 260? sw1 3-to-1 mux 2.5v ref ad c bu f 02164-027
ad7873 data sheet rev. f | page 16 of 28 the ad7873 is approximately 70 ?. in this mode of operation, therefore, some voltage is likely to b e lost across the internal switches, and it is unlikely that the internal switch resistance will track the resistance of the touch screen over temperature and supply, providing an additional source of error. figure 28 . single - ended reference mode (ser/ dfr = 1) the alternative to this situation is to set the ser/ dfr bit low. again, making a y coordinate measurement is considered, but now the +ref and C ref nodes of the adc are connected directly to the y+ and y C pins. this means the analog - to - digital conversion is ratiometric. the result of the conversion is always a percentage of the external resistance, independent of how it could change with respect to the on resistance of th e internal switches. figure 29 shows the co nfiguration for a ratiometric y coordinate measurement. figure 29 . differential reference mode (ser / dfr = 0) the disadvantage of this mode of operation is that during both the acquisition phase and conversion process, the external touch screen must remain powered. this results in additional supply current for the duration of the c onversion. measurements temperature measurement two temperature measurement options are available on the ad7873, the single conversion method and the differential conversion method. both methods are based on an on - chip diode measurement. in the single c onversion method, a diode voltage is digitized and recorded at a fixed calibration temperature. any subsequent polling of the diode provides an estimate of the ambient tem pera - ture through extrapolation from the calibration temperature diode result. this assumes a diode temperature drift of approximately C 2.1 mv/ c. this method provides a resolution of approximately 0.3 c and a predicted accuracy of 3c. the differential conversion method is a two - point measurement . the first measurement is performed with a fixed bias current into a diode, and the second measurement is performed with a fixed multiple of the bias current into the same diode. the voltage difference in the diode readings is proportional to absolute temperature and is given by the following for mula: ( ) ( ) ln/ =? w here : v be represents the diode voltage. n is the bias current multiple. k is boltzmanns constant. q is the electron charge. this method provides more accurate absolute temperature measurement of 2 c. however, the resolution is reduced to approximately 1.6 c. assuming a current multiple of 105 (typical for the ad7873) taking boltzmanns constant, k = 1.38054 10 C 23 electrons volts/degrees kelvin, the electron charge q = 1.602189 10 C 19 , then t , the ambient temperature in degr ees centigrade, can be calculated as follows: ( ) ( ) ( ) ( ) 273 1049.2)c( ln/ ln/ 3 /?= ?= =? w here ?v be is calculated from the difference in readings from the first conversion and second conversion. figure 30 shows a block diagram of the temperature measurement mode. figure 30 . block diagram of temperature measurement circuit +v cc v ref gnd y+ y? x+ in+ in+ in? ref+ adc core ref? 02164-028 +v cc gnd y+ y? x+ in+ in+ in? ref+ adc core ref? 02164-029 i temp0 temp1 105 i mux ad c 02164-030
data sheet ad7873 rev. f | page 17 of 28 battery measurement the ad7873 can monito r a battery voltage from 0 v to 6 v. figure 31 shows a block diagram of a battery voltage monitored through the v bat pin. the voltage to the +v cc of the ad7873 is mainta ined at the de sired supply voltage via the dc - to - dc regulator while the input to the regulator is monitored. this voltage on v bat is divided by 4 so that a 6 v battery voltage is presented to the adc as 1.5 v. to conserve power, the divider is on only duri ng the sampling of a voltage on v bat . table 6 shows the control bit settings required to perform a battery measurement. figure 31 . block diag ram of battery measurement circuit pressure measurement the pressure applied to the touch screen via a pen or finger can also be measured with the ad7873 with some simp le calcula tions. the 8 - bit resolution mode would be sufficient for this measurement, b ut the following calculations are shown with the 12 - bit resolution mode. the contact resistance between the x and y plates is measured, providing a good indication of the size of the depressed area and the applied pressure. the area of the spot touched is proportional to the size of the object touching it. the size of this resistance (r touch ) can be calculated using two different methods. the first method requires the user to know the total resistance of the x - plate tablet. three touch screen conversions are required, a measurement of the x - position, z 1 - position, and z 2 - position (see figure 32 ). the following equation calculates the touch resistance: ( ) ( ) ( ) [ ] 1/ 4095/ / = the second method requires that the resistance of both the x- plate and y - plate tablets are known. again three touch screen conversions are req uired, a measurement of the x -position, y- position, and z 1 - position (see figure 32 ). the following equation also calculates the touch resistance: ( ) ( ) ( ) [ ] { } ( ) [ ] 4095/ 1/4096 4095/ / position yplate 1 position 1 xplate touch yr z xzr r / / = figure 32 . pressure measurement block diagram + ba tt ery 0v to 6v dc /dc convert er +v cc v bat 0v to 1.5v adc core 7. 5k? 2. 5k? 02164-031 + ? + ? + ? x+ x? x+ x? y+ y? y? to uc h to uc h z 2 -posit io n z 1 -posit io n to uc h x-posit io n y+ x+ x? y? y+ meas ur e x-posit io n meas ur e z 1 -posit io n meas ur e z 2 -posit io n 02164-032
ad7873 data sheet rev. f | page 18 of 28 pen interrupt reques t the pen interrupt equivalent circuitry is outlined in figure 33. by connecting a pull - up resistor (10 k? to 100 k?) between +v cc and this cmos logic open - drain output, the penirq outp ut remains high normally. if penirq is enabled (see table 8 ), when the touch screen connected to the ad7873 is touched by a pen or finger, the penirq output goes low, initiating a n interrupt to a microprocessor. this can then instruct a control word to be written to the ad7873 to initiate a conversion. this output can also be enabled between conversions during power - down (s ee table 8 ), allowing power - up to be initiated only when the screen is touched. the result of the first touch screen coordinate con version after power - up is valid, assuming any external reference is settled to the 12 - bit or 8 - bit level as required. figure 34 assumes that the penirq function was enabled in the last write or that the part was just powered up so penirq is enabled by default. once the scre en is touched, the penirq output goes low a time t pen later. this delay is approximately 5 s, assuming a 10 nf touch screen capacitance, and varies with the touch screen resistance actually used. once the start bit is detected, the pen interrupt function is disabled and the penirq cannot respond to screen touches. the penirq output remains low until the fourth falling edge of dclk after the start bit is clocked in, at which point it retur ns high as soon as possible, irrespective of the touch screen capacitance. this does not mean that the pen interrupt function is now enabled again because the power - down bits have not yet been loaded to the control register. regardless of whether penirq is to be enabled again, the penirq output normally always idles high. assuming the penirq is enabled again as shown in figure 34 , then once the conversion is complete, the penirq output again responds to a screen touch. the fact that penirq returns high almost immediately after the fourth falling edge of dclk means the user avoids any spurious interrupts on the microprocessor or dsp, which can occur if the interrupt request line on the micro/dsp were unmasked during or toward the end of conversion and the penirq pin was still low. once th e next start bit is detected by the ad7843, the penirq function is again disabled. if the control register write operation overlaps with the data read, a start bit is always detected prior to the end of conversion, meaning that even if the penirq function is enabled in the control register, it is disabled by the start bit again before the end of the conversion is reached, so the penirq function effectively cannot be used in this mode. however, as conversions are occurring continuously, the penirq function is not necessary and is therefore redundant. figure 33 . penirq functional block diagram figure 34 . penirq timing diagram y+ y? on x+ to uc h scr een exte rna l pu ll -up penirq enab le +v cc +v cc penirq 100k ? 02164-033 s a2 a1 a0 1 0 8 1 1 13 16 mode se r/ dfr scr een to uch ed here no response to to uc h t pe n penirq cs dc lk din (st ar t) pd1 = 1, pd0 = 0 , penirq enab led again inte rru pt p rocessor 02164-034
data sheet ad7873 rev. f | page 19 of 28 control register the control word provided to the adc via the din pin is shown in table 7 . this provides the conversion start, channel addressing, adc conversion resolution, configuration, and power - down of the ad7873. table 7 provides detailed information on the order and description of these control bits within the control word. initiate start the first bit, the s bit, must always be set to 1 to initiat e the start of the control word. the ad7873 ignores any inputs on the din line until the start bit is detected. channel addressing the next three bits in the control register, a2, a1, and a0, select the active input channel(s) of the input multiplexer (see tabl e 6 and figure 26 ), touch screen drivers, and the reference inputs. mode the mode bit sets the resolution of the analog - to - digital converter. with a 0 in this bit, the following conversion has 12 bits of resolution. with a 1 in this bit, the following conversion has eight bits of resolution. ser/ dfr the ser/ dfr bit controls the reference mode, set to either single- ended or differential when a 1 or a 0 is written to this bit , respectively. the differential mode is also referred to as the ratiometric conversion mode. this mode is opti mum for x- position, y - position, and pressure - touch measurements. the reference is derived from the voltage at the switch drivers, which is almost the same as the voltage to the touch screen. in this case, a separate reference voltage is not needed because the reference voltage to the adc is the voltage across the touch screen. in single - ended mode, the reference voltage to the converter is always the difference between the v ref and gnd pins. see table 6 and figure 26 through figure 29 for further information. if x - position, y - position, and pressure touch are measured in single- ended mode, an external reference voltage or +v cc is required for maximum dynamic range. the internal reference can be used for these single - ended measurements; however, a loss in dynamic range is incurred. if an external reference is used, the ad7873 should also be powered from the external reference. because the supply current required by the device is so low, a precision reference can be used as the supply sour ce to the ad7873. it might also be necessary to power the touch screen from the reference, which can require 5 ma to 10 ma. a ref19x voltage reference can source up to 30 ma, and, as such, could supply both the adc and the touch screen. care must be taken , however, to ensure that the input voltage applied to the adc does not exceed the reference voltage and therefore the supply voltage. see the absolute maximum ratings se ction. note that the differential mode can only be used for x -position, y- position, and pressure touch measurements. all other measurements require single - ended mode. pd0 and pd1 the power management options are selected by programming the power management bits, pd0 and pd1, in the control register. table 8 summarizes the options available and the internal reference voltage configurations. the internal reference can be turned on or off independent of the analog - to - digital converter, allowing power saving between conversions using the power management options. on power - up, pd0 defaults to 0, while pd1 defaults to 1. msb lsb s a2 a1 a0 mode ser/dfr pd1 pd0 table 7. control register bit function description bit no. mnemonic comment 7 s start bit. the control word starts with the first high bit on din. a new control word can start every 15th dclk cycle when in the 12 - bit conversion mode or every 11th dclk cycle when in 8 - bit conversion mode. 6 to 4 a2 to a0 channel select bits. these three address bits along with the ser/dfr bit control the setting of the multiplexer input, switches, and reference inputs, as detailed in table 6 . 3 mode 12- bit/8 - bit conversion select bit. this bit controls the resolution of the following conversion. with a 0 in this bit, the conversion has 12 - bit resolution or, with a 1 in this bit, 8 - bit resolution. 2 ser/ dfr single - ended/diffe rential reference select bit. together with bit a2 to bit a0, this bit controls the setting of the multiplexer input, switches, and reference inputs as described in table 6 . 1, 0 pd1, pd0 power management bits. these two bits decode the power - down mode of the ad7873 as shown in table 8 .
ad7873 data sheet rev. f | page 20 of 28 table 8 . power management options pd1 pd0 penirq description 0 0 enabled this configuration results in immediate power - down of the on - chip reference as soon as pd1 is set to 0. the adc powers down only between conversions. when pd0 is set to 0, the conversion is performed first and the adc powers down upon completion of that conversion (or upon the rising edge of cs , if it occurs first). at the start of the next conversion, the adc instantly powers up to full power. this means if the device is being used in the differential mode, or an external reference is used, there is no need for additional delays to ensure full operation and the very first conversion is valid. the y C switch is on while in power - down. when the device is performing differential table conversions, the reference and reference buffer do n ot attempt to power up with bit pd1 and bit pd0 programmed in t his way. 0 1 enabled this configuration results in switching the reference off immediately and the adc on permanently. when the device is performing differential tablet conversions, the reference and reference buffer d o not attempt to power up with bit pd1 and bit pd0 programmed in this way. 1 0 enabled this configuration results in switching the reference on and powering the adc down between conversions. the adc powers down only between conversions. when pd0 is set to 0, the conversion is perfo rmed first, and the adc powers down upon completion of the conversion (or upon the rising edge of cs if it occurs first). at the start of the next conversion, the adc instantly powers up to full power. there is no need for additional delays to ensure full operation as the reference remains permanently powered up. 1 1 disabled this configuration results in always keeping the device powered up. the reference and the adc are on. power vs. throughput rate by using the power - down options on the ad7873 when not converting, the average power consumption of the device decreases at lower throughput rates. figure 35 shows how, as the throughput rate is reduced while maintaining the dclk frequency at 2 mhz, the device remains in its power - down state longer and the average current consumption over time dro ps accordingly. figure 35 . supply current vs. throughput (a) for example, if the ad7873 is operated in a 24 - dclk continuous sampling mode, with a throughput rate of 10 ksps and a dclk of 2 mhz, and the device is placed in the power - down mode between conversions, (pd0, pd1 = 0, 0), that is, the adc shuts down between conversions but the reference remains powered down permanentl y, then the current consumption is calculated as follows. the current consumption during normal operation with a 2 mhz dclk is 210 a (v cc = 2.7 v). assuming an external reference is used, the power - up time of the adc is instantaneous, so when the part is converting, it consumes 210 a. in this mode of operation, the part powers up on the fourth falling edge of dclk after the start bit is recognized. it goes back into power - down at the end of conversion on the 20th falling edge of dclk, meaning that the par t consumes 210 a for 16 dclk cycles only, 8 s during each conversion cycle. if the throughput rate is 10 ksps, the cycle time is 100 s and the average power dissipated during each cycle is (8/100) ( 210 a) = 16.8 a. supply current (a) 1 100 10 1000 0 120 t hr oughput (ksps) 40 60 0 20 80 100 f dc lk = 16 f sample f dc lk = 2mhz v cc = 2.7v t a = ?40 c to +85 c 02164-035
data sheet ad7873 rev. f | page 21 of 28 serial interface figure 36 shows the typical operation of the serial interface of the ad7873. the serial clock provides the conversion clock and also controls the transfer of information to and from the ad7873 . one complete conversion can be achieved with 24 dclk cycles. the cs signal initiates the data transfer and conversion p rocess. the falling edge of cs takes the busy output and the serial bus out of three - state. the first eight dclk cycles are used to write to the control register via the din pin. the control register is updated in stages as each bit is clocked in. once the converter has enough information about the following conversion to set the input multiplexer and switches appropriately, the converter enters the acquisition mode and, if required, the internal switches are turned on. during acquisi tion mode, the reference input data is updated. after the three dclk cycles of acquisition, the control word is complete (the power management bits are now updated) and the converter enters conversion mode. at this point, track - and - hold goes into hold mode , the input signal is sampled, and the busy output goes high (busy returns low on the next falling edge of dclk). the internal switches can also turn off at this point if in single - ended mode, battery - monitor mode, or temperature measurement mode. the next 12 dclk cycles are used to perform the conversion and to clock out the conversion result. if the conversion is ratiometric (ser/ dfr low), the internal switches are on during the conversion. a 13th dclk cycle is needed to allow the dsp/micro to clock in the lsb. three more dclk cycles cl ock out the three trailing zero s and complete the 24 dclk transfer. the 24 dclk cycles can be provided from a dsp or via three bursts of eight clock cycles from a microcontroller. figure 36 . conversion timing, 24 dclks per conversion cycle, 8 - bit bus interface. no dclk delay r equire d with dedicated serial p ort. figure 37 . detail timing diagram dc lk din bu sy dout x/y swit ch es 1 (ser/dfr h ig h) x/y swit ch es 1, 2 (ser/dfr low) t hr ee-state (st ar t) idle off off (msb) (lsb) on on off off ac quire conve rs io n idle zero fi lled t hr ee-state t hr ee-state t hr ee-state t acq 1 8 8 8 11 10 9 8 7 6 5 4 3 2 1 0 1 1 s a2 pd1 pd0 a1 a0 mode se r/ dfr notes 1 y dr ivers ar e o n when x+ i s selected i nput chann el (a2 to a0 = 001 ); x dr ivers ar e o n when y+ i s selected i nput chann el (a2 to a 0 = 101). when pd1, pd0 = 00, 01 o r 10 , y? wi ll t urn o n at the e nd o f the convers io n. 2 dr ivers wi ll remain o n i f power-down mod e i s 11 (no power-down) un til selecte d i nput chann el, refere nc e mode, or power-d own mode i s chan ged , o r cs i s h ig h. cs 02164-036 cs dc lk din bu sy dout db 11 pd0 db 10 t 1 t 4 t 5 t 6 t 6 t 9 t 10 t 11 t 7 t 2 t 3 t 8 t 12 02164-037
ad7873 data sheet rev. f | page 22 of 28 16 clocks per cycle the control bits for the next conversion can be overlapped with the current conversion to allow for a conversion every 16 dclk cycles, as shown in figure 38 . this timing diagram also allows the possibility of communication with other serial peripherals between each byte (eight dclk s ) transfer between the processor and the converter. however, the conversion must complete within a short enough time frame to avoid capacitive droop effects that could distort the conversion result. it should also be noted that the ad7873 is fully powered while other serial communications are taking place between byte transfers. 15 clocks per cycle figure 39 shows the fastest way to clock the ad7873. this scheme does not work with most microcontrollers or dsps because they are not capable of generating a 15 clock cycle per serial transfer. however, some dsps allow the number of clocks per cycle to be programmed. this method can also be used with fpgas (field programmable gate arrays) or asics (appli cation specific integrated circuits). as in the 16 clocks per cycle case, the control bits for the next conversion are overlapped with the current conversion to allow a conversion every 15 dclk cycles using 12 dclks to perform the conversion and 3 dclks to acquire the analog input. this effectively increases the throughput rate of the ad7873 beyond that used for the specifications that are tested using 16 dclks per cycle, and dclk = 2 mhz. 8- bit conversion the ad7873 can be set up to operate in an 8 - bit mode rather than a 12 - bit mode by setting the mode bit in the control register to 1. this mode allows a faster throughput rate to be achieved, assuming 8- bit resolution is suf ficient. when using 8 - bit mode, a conversion is complete four clock cycles earlier than in 12- bit mode. this can be used with serial interfaces that provide 12 clock transfers, or two conversions can be completed with three 8- clock transfers. the throughpu t rate increases by 25% as a result of the shorter conversion cycle, but the conversion itself can occur at a faster clock rate because the internal settling time of the ad7873 is not as critical, because settling to eight bits is all that is required. the clock rate can be as much as 50% faster. the faster clock rate and fewer clock cycles combine to provide double the conversion rate. figure 38 . conversion timing, 16 dclk s per cycle , 8 - bit bus interface. no dclk d elay required with dedicated serial p ort. figure 39 . conversion timing, 15 dclk s per cycle, maximum throughput rate dc lk din bu sy dout cs 1 s s 11 10 9 8 7 6 5 4 3 2 1 0 11 10 9 1 1 1 8 8 8 control bits control bi ts 02164-038 cs dc lk din bu sy dout s a2 pd1 pd0 a1 a0 mode se r/ dfr mode se r/ dfr 1 11 10 9 8 7 6 5 4 3 2 1 0 11 10 9 8 7 6 5 4 15 1 15 1 s a2 s a2 a1 pd1 pd0 a0 02164-039
data sheet ad7873 rev. f | page 23 of 28 grounding and layout for information on grounding and layout considerations for the ad7873, refer to application note an- 577 , layout and grounding recommendations for touch screen digitizers . pcb design guideline s for chip scale package the lands on the chip scale package (cp - 32 ) are rectangular. the printed circuit board pad for these should be 0.1 mm longer than the package land length and 0.05 mm wider than the package land width. the land should be centered on the pad. this ensur es that the solder joint size is maximized. the bottom of the chip scale package has a central thermal pad. the thermal pad on the printed circuit board should be at least as large as this exposed pad. on the printed circuit board, there should be a cleara nce of at least 0.25 mm between the thermal pad and the inner edges of the pad pattern. this ensures that shorting is avoided. thermal vias can be used on the printed circuit board thermal pad to improve thermal performance of the package. if vias are used , they should be incorporated in the thermal pad at 1.2 mm pitch grid. the via diameter should be between 0.3 mm and 0.33 mm and the via barrel should be plated with 1 oz. copper to plug the via. the user should connect the printed circuit board thermal pad to gnd.
ad7873 data sheet rev. f | page 24 of 28 outline dimensions figure 40 . 16 - lead shrink small outline package [qsop] (rq - 16) dimensions shown in inches and (millimeters) figure 41 . 16 - lead thin shrink small outline package [tssop] (ru - 16) dimensions shown in millimeters compl iant to jedec stand ards m o-137 -ab cont rolli ng dimensions are in inche s; mi llime ter di mensi ons (in p arentheses) ar e roun ded-o ff inc h equi vale nts fo r referenc e only and ar e not a pprop riate for use in desig n. 16 9 8 1 seati ng plan e 0.010 (0.25) 0.00 4 (0.1 0) 0.01 2 (0.3 0) 0.008 (0. 20) 0.025 (0.64 ) bsc 0.04 1 (1.04) ref 0. 010 (0.25) 0.00 6 (0.1 5) 0.05 0 (1.2 7) 0.01 6 (0.4 1) 0.02 0 (0.5 1) 0.010 (0.25) 8 0 copl anari ty 0.00 4 (0.1 0) 0.065 (1.65 ) 0.049 (1.25 ) 0.069 (1.75 ) 0.05 3 (1.3 5) 0.19 7 (5.0 0) 0.193 (4.90 ) 0. 189 (4 .80) 0.158 (4.0 1) 0.154 (3.91 ) 0.150 (3.81 ) 0.244 (6 .20 ) 0.236 (5.99 ) 0.22 8 (5.7 9) 01-28-20 08-a 16 9 8 1 pin 1 seating plane 8 0 4.50 4.40 4.30 6.40 bsc 5.10 5.00 4.90 0.65 bsc 0.15 0.05 1.20 max 0.20 0.09 0.75 0.60 0.45 0.30 0.19 coplanarity 0.10 compliant to jedec standards mo-153-ab
data sheet ad7873 rev. f | page 25 of 28 figure 42 . 16 - lead lead frame chip scale package [lfcsp_ wq ] 4 mm 4 mm body, very very thin quad (cp - 16 - 23 ) dimensions shown in millimeters ordering guide model 1 temperature range package description linearity error (lsb) 2 package option 3 ad7873arqz C 40c to +85c 16- lead qsop 2 rq -16 ad7873arqz- reel C 40c to +85c 16- lead qsop 2 rq -16 ad7873arqz- reel7 C 40c to +85c 16- lead qsop 2 rq -16 ad7873brqz C 40c to +85c 16- lead qsop 1 rq -16 ad7873brqz- reel C 40c to +85c 16- lead qsop 1 rq -16 ad7873brqz- reel7 C 40c to +85c 16- lead qsop 1 rq -16 ad7873aruz C 40c to +85c 16- lead tssop 2 ru -16 ad7873aruz- reel C 40c to +85c 16- lead tssop 2 ru -16 ad7873aruz- reel 7 C 40c to +85c 16- lead tssop 2 ru -16 ad7873acpz C 40c to +85c 16- lead lfcsp_w q 2 cp-16- 23 ad7873acpz- reel C 40c to +85c 16- lead lfcsp_w q 2 cp-16- 23 ad7873acpz- reel7 C 40c to +85c 16- lead lfcsp_w q 2 cp-16- 23 eval -ad7873ebz evaluation board 1 z = rohs compliant part. 2 linearity error here refers to integral linearity error. 3 rq = qsop = 0.15 inch quarter size outline package; ru = tssop, cp = lfcsp. compliant to jedec standards mo-220-wggc. 111908-a 1 0.65 bsc bot t om view top view 16 5 8 9 12 13 4 exposed pa d pin 1 indic at or 4.10 4.00 sq 3.90 0.70 0.60 0.50 sea ting plane 0.80 0.75 0.70 0.05 max 0.02 nom 0.20 ref 0.25 min coplanarity 0.08 pin 1 indic at or 0.35 0.30 0.25 2.25 2.10 sq 1.95 for proper connection of the exposed pad, refer to the pin configuration and function descriptions section of this data sheet.
ad7873 data sheet rev. f | page 26 of 28 notes
data sheet ad7873 rev. f | page 27 of 28 notes
ad7873 data sheet rev. f | page 28 of 28 notes ? 2013 analog devices, inc. all rights reserved. trademarks and registered trademarks are the property of their respective owners. d02164 -0- 2/13(f)

▲Up To Search▲

Price & Availability of EVAL-AD7873EBZ

	To Download EVAL-AD7873EBZ Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .